
ICS843156AK REVISION B NOVEMBER 28, 2012
7
2012 Integrated Device Technology, Inc.
ICS843156 Data Sheet
CRYSTAL-TO-LVPECL CLOCK SYNTHESIZER
Parameter Measurement Information
3.3V Core/ 3.3V LVPECL Output Load Test Circuit
2.5V Core/ 2.5V LVPECL Output Load Test Circuit
Cycle-to-Cycle Jitter
3.3V Core/ 2.5V LVPECL Output Load Test Circuit
RMS Phase Jitter
Output Duty Cycle/Pulse Width/Period
SCOPE
Qx
nQx
V
EE
VCC,
VCCA
2V
-1.3V±0.165V
VCCO
2V
SCOPE
Qx
nQx
V
EE
VCC,
VCCA
2V
-0.5V±0.125V
VCCO
2V
tcycle n
tcycle n+1
tjit(cc) =
|tcycle n – tcycle n+1|
1000 Cycles
nQAx,
nQBx,
nQCx
QAx,
QBx,
QCx
SCOPE
Qx
nQx
V
EE
VCC
VCCA
2.8V±0.04V
-0.5V±0.125V
VCCO
2V
2.8V±0.04V
Offset Frequency
f
1
f
2
Phase Noise Plot
Area Under Curve Defined by the Offset Frequency Markers
RMS Phase Jitter =
Noise
P
o
w
e
r
2 *
*
1
*
nQAx, nQBx, nQCx
t
PW
t
PERIOD
t
PW
t
PERIOD
odc =
x 100%
QAx, QBx, QCx